The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Seni bina gelung DQDB dengan penggunaan semula slot (LDQDB-SR) yang dibahagikan mengikut nod pemadaman telah dikaji untuk mengatasi had prestasi disebabkan sifat seni bina bas satu arah DQDB dengan penggunaan semula slot. LDQDB-SR mengguna pakai keluaran slot destinasi dan peraturan lebar jalur antara segmen berdasarkan sistem baris gilir teragih DQDB. Rangkaian ini bukan sahaja mengalami kemerosotan daya pemprosesan yang teruk disebabkan oleh kos pengawalseliaan yang tinggi dan kelewatan transit yang berlebihan tetapi juga daripada ketidakadilan dalam perkongsian lebar jalur, terutamanya di bawah keadaan lebihan beban. Dalam kertas kerja ini, kami memperkenalkan seni bina gelung DQDB yang dipertingkatkan dengan penggunaan semula slot (ELDQDB-SR) untuk meningkatkan prestasi LDQDB-SR. ELDQDB-SR menggunakan mekanisme peraturan lebar jalur antara segmen berasaskan kuota untuk mengawal penggunaan lebar jalur bagi setiap segmen dengan berkesan. Setiap stesen memilih bas yang meminimumkan bilangan nod pemadaman pada laluan ke stesen destinasi. Kaedah kawalan kesaksamaan DQDB disemak dan mekanisme penalaan alfa diubah suai untuk mencapai pengagihan lebar jalur yang adil di antara stesen dalam setiap segmen. Keputusan simulasi menunjukkan bahawa ELDQDB-SR memberikan tahap daya pengeluaran yang dipertingkatkan dan juga mengekalkan keadilan yang baik di bawah keadaan lebihan beban.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Salinan
Tae-Joon KIM, Byung-Cheol SHIN, Dong-Ho CHO, "ELDQDB-SR: An Enhanced Loop Architecture of DQDB with Slot Reuse" in IEICE TRANSACTIONS on Communications,
vol. E82-B, no. 7, pp. 1019-1029, July 1999, doi: .
Abstract: A loop architecture of DQDB with slot reuse (LDQDB-SR) segmented by erasure nodes was studied to overcome the performance limitation due to the nature of the unidirectional bus architecture of DQDB with slot reuse. The LDQDB-SR adopts the destination slot release and an inter-segment bandwidth regulation based on the distributed queuing system of DQDB. This network suffers not only from severe throughput deterioration due to a high regulation cost and an excessive transit delay but also from unfairness in bandwidth sharing, especially under an overload condition. In this paper, we introduce an enhanced loop architecture of DQDB with slot reuse (ELDQDB-SR) to improve the performance of LDQDB-SR. The ELDQDB-SR uses a quota-based inter-segment bandwidth regulation mechanism to effectively control the bandwidth use of each segment. Each station selects the bus that minimizes the number of erasure nodes on the path to destination stations. Fairness control methods of DQDB are reviewed and the alpha-tuning mechanism is modified to achieve a fair bandwidth distribution among stations within each segment. Simulation results show that the ELDQDB-SR gives an enhanced throughput level and also maintains good fairness under overload conditions.
URL: https://global.ieice.org/en_transactions/communications/10.1587/e82-b_7_1019/_p
Salinan
@ARTICLE{e82-b_7_1019,
author={Tae-Joon KIM, Byung-Cheol SHIN, Dong-Ho CHO, },
journal={IEICE TRANSACTIONS on Communications},
title={ELDQDB-SR: An Enhanced Loop Architecture of DQDB with Slot Reuse},
year={1999},
volume={E82-B},
number={7},
pages={1019-1029},
abstract={A loop architecture of DQDB with slot reuse (LDQDB-SR) segmented by erasure nodes was studied to overcome the performance limitation due to the nature of the unidirectional bus architecture of DQDB with slot reuse. The LDQDB-SR adopts the destination slot release and an inter-segment bandwidth regulation based on the distributed queuing system of DQDB. This network suffers not only from severe throughput deterioration due to a high regulation cost and an excessive transit delay but also from unfairness in bandwidth sharing, especially under an overload condition. In this paper, we introduce an enhanced loop architecture of DQDB with slot reuse (ELDQDB-SR) to improve the performance of LDQDB-SR. The ELDQDB-SR uses a quota-based inter-segment bandwidth regulation mechanism to effectively control the bandwidth use of each segment. Each station selects the bus that minimizes the number of erasure nodes on the path to destination stations. Fairness control methods of DQDB are reviewed and the alpha-tuning mechanism is modified to achieve a fair bandwidth distribution among stations within each segment. Simulation results show that the ELDQDB-SR gives an enhanced throughput level and also maintains good fairness under overload conditions.},
keywords={},
doi={},
ISSN={},
month={July},}
Salinan
TY - JOUR
TI - ELDQDB-SR: An Enhanced Loop Architecture of DQDB with Slot Reuse
T2 - IEICE TRANSACTIONS on Communications
SP - 1019
EP - 1029
AU - Tae-Joon KIM
AU - Byung-Cheol SHIN
AU - Dong-Ho CHO
PY - 1999
DO -
JO - IEICE TRANSACTIONS on Communications
SN -
VL - E82-B
IS - 7
JA - IEICE TRANSACTIONS on Communications
Y1 - July 1999
AB - A loop architecture of DQDB with slot reuse (LDQDB-SR) segmented by erasure nodes was studied to overcome the performance limitation due to the nature of the unidirectional bus architecture of DQDB with slot reuse. The LDQDB-SR adopts the destination slot release and an inter-segment bandwidth regulation based on the distributed queuing system of DQDB. This network suffers not only from severe throughput deterioration due to a high regulation cost and an excessive transit delay but also from unfairness in bandwidth sharing, especially under an overload condition. In this paper, we introduce an enhanced loop architecture of DQDB with slot reuse (ELDQDB-SR) to improve the performance of LDQDB-SR. The ELDQDB-SR uses a quota-based inter-segment bandwidth regulation mechanism to effectively control the bandwidth use of each segment. Each station selects the bus that minimizes the number of erasure nodes on the path to destination stations. Fairness control methods of DQDB are reviewed and the alpha-tuning mechanism is modified to achieve a fair bandwidth distribution among stations within each segment. Simulation results show that the ELDQDB-SR gives an enhanced throughput level and also maintains good fairness under overload conditions.
ER -