The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Hierarki Digital Segerak (SDH) dan Rangkaian Optik Segerak (SONET) ialah piawaian untuk sistem penghantaran gelombang cahaya, yang boleh menampung pelbagai jenis isyarat sedia ada melalui Unit Tributary (TU) atau Tributaries Maya (VT). Dalam piawaian SDH, Tributary Unit-11 (TU-11) digunakan untuk mengangkut isyarat DS1 dengan penuding muatan dan overhed laluan. Dalam kertas ini, mod terapung tak segerak TU-11 Mapper direka oleh FPGA untuk menghantar dan menerima peranti. Isyarat DS1 dipetakan ke dalam bingkai TU-11, dan melalui antara muka Combus, kemudian terus ditambah/digugurkan ke dalam/dari muatan VC-4 dengan mengambil kesempatan daripada format bingkai pesanan bait SDH. Dalam arah tambah, penyegerak dengan algoritma pemadat yang cekap direka bentuk untuk meminimumkan jitter masa menunggu dan menyerap offset frekuensi, jitter serta-merta, pengembaraan dan jurang muatan data TU-11. Dalam arah penurunan, penyahsegerak yang dilaksanakan oleh novel semua gelung terkunci fasa digital dan FIFO digunakan untuk menampung kesan jarak tidak teratur format bingkai dan kegelisahan yang dijana oleh pergerakan penunjuk dan justifikasi bit. Papan litar prototaip dibina dengan TU-11 Mapper yang direka bentuk dan dibenamkan dalam sistem STM-1 ADM untuk ujian jangka panjang.
SDH, SONET, DS1, pemeta TU-11, FPGA
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Salinan
Yeong-Gang SHOW, Kuo-Bing CHOU, Jim WANG, Kou-Tan WU, "Design of DS1 Transport Device in SDH Network" in IEICE TRANSACTIONS on Communications,
vol. E83-B, no. 7, pp. 1389-1399, July 2000, doi: .
Abstract: Synchronous Digital Hierarchy (SDH) and Synchronous Optical Network (SONET) are the standards for lightwave transmission systems, which can accommodate various existing signal types via Tributary Units (TUs) or Virtual Tributaries (VTs). In the SDH standards, Tributary Unit-11 (TU-11) is used to transport the DS1 signal with payload pointer and path overheads. In this paper, asynchronous floating mode TU-11 Mapper is designed by FPGAs for transmit and receive devices. The DS1 signal is mapped into TU-11 frame, and through Combus interface, then directly added/dropped into/from the VC-4 payload by taking advantage of the byte order frame format of SDH. In the add direction, a synchronizer with efficient stuffing algorithm is designed to minimize the waiting time jitter and absorb the frequency offset, the instantaneous jitter, the wander, and the gap of TU-11 data payload. In the drop direction, a desynchronizer implemented by a novel all digital phase locked loop and FIFO is used to accommodate the effect of irregular spacing of frame format and jitters generated by the pointer movement and bit justification. A prototype circuit board is built with the designed TU-11 Mapper and embedded in an STM-1 ADM system for long term testing.
URL: https://global.ieice.org/en_transactions/communications/10.1587/e83-b_7_1389/_p
Salinan
@ARTICLE{e83-b_7_1389,
author={Yeong-Gang SHOW, Kuo-Bing CHOU, Jim WANG, Kou-Tan WU, },
journal={IEICE TRANSACTIONS on Communications},
title={Design of DS1 Transport Device in SDH Network},
year={2000},
volume={E83-B},
number={7},
pages={1389-1399},
abstract={Synchronous Digital Hierarchy (SDH) and Synchronous Optical Network (SONET) are the standards for lightwave transmission systems, which can accommodate various existing signal types via Tributary Units (TUs) or Virtual Tributaries (VTs). In the SDH standards, Tributary Unit-11 (TU-11) is used to transport the DS1 signal with payload pointer and path overheads. In this paper, asynchronous floating mode TU-11 Mapper is designed by FPGAs for transmit and receive devices. The DS1 signal is mapped into TU-11 frame, and through Combus interface, then directly added/dropped into/from the VC-4 payload by taking advantage of the byte order frame format of SDH. In the add direction, a synchronizer with efficient stuffing algorithm is designed to minimize the waiting time jitter and absorb the frequency offset, the instantaneous jitter, the wander, and the gap of TU-11 data payload. In the drop direction, a desynchronizer implemented by a novel all digital phase locked loop and FIFO is used to accommodate the effect of irregular spacing of frame format and jitters generated by the pointer movement and bit justification. A prototype circuit board is built with the designed TU-11 Mapper and embedded in an STM-1 ADM system for long term testing.},
keywords={},
doi={},
ISSN={},
month={July},}
Salinan
TY - JOUR
TI - Design of DS1 Transport Device in SDH Network
T2 - IEICE TRANSACTIONS on Communications
SP - 1389
EP - 1399
AU - Yeong-Gang SHOW
AU - Kuo-Bing CHOU
AU - Jim WANG
AU - Kou-Tan WU
PY - 2000
DO -
JO - IEICE TRANSACTIONS on Communications
SN -
VL - E83-B
IS - 7
JA - IEICE TRANSACTIONS on Communications
Y1 - July 2000
AB - Synchronous Digital Hierarchy (SDH) and Synchronous Optical Network (SONET) are the standards for lightwave transmission systems, which can accommodate various existing signal types via Tributary Units (TUs) or Virtual Tributaries (VTs). In the SDH standards, Tributary Unit-11 (TU-11) is used to transport the DS1 signal with payload pointer and path overheads. In this paper, asynchronous floating mode TU-11 Mapper is designed by FPGAs for transmit and receive devices. The DS1 signal is mapped into TU-11 frame, and through Combus interface, then directly added/dropped into/from the VC-4 payload by taking advantage of the byte order frame format of SDH. In the add direction, a synchronizer with efficient stuffing algorithm is designed to minimize the waiting time jitter and absorb the frequency offset, the instantaneous jitter, the wander, and the gap of TU-11 data payload. In the drop direction, a desynchronizer implemented by a novel all digital phase locked loop and FIFO is used to accommodate the effect of irregular spacing of frame format and jitters generated by the pointer movement and bit justification. A prototype circuit board is built with the designed TU-11 Mapper and embedded in an STM-1 ADM system for long term testing.
ER -