The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Kertas kerja ini membentangkan seni bina tak segerak baru Tatasusunan gerbang boleh atur medan (FPGA) untuk mengurangkan penggunaan kuasa. Dalam penggunaan kuasa dinamik FPGA konvensional, kuasa yang digunakan oleh blok suis dan pengagihan jam adalah dominan kerana FPGA mempunyai blok suis yang kompleks dan bilangan daftar yang besar untuk kebolehprograman yang tinggi. Untuk mengurangkan penggunaan kuasa blok suis dan pengagihan jam, seni bina siri bit tak segerak dicadangkan. Untuk memastikan operasi yang betul bebas daripada panjang laluan data, kami menggunakan pengekodan dwi-rel berkod tahap dan mencadangkan pelaksanaannya yang cekap kawasan. VLSI boleh diprogramkan medan yang dicadangkan dilaksanakan dalam teknologi CMOS 90 nm. Kelewatan dan penggunaan kuasa FPVSI yang dicadangkan masing-masing adalah 61% dan 58% daripada pengekodan dwi-rel 4 fasa yang merupakan pengekodan paling biasa dalam pengekodan tidak sensitif kelewatan.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Salinan
Masanori HARIYAMA, Shota ISHIHARA, Michitaka KAMEYAMA, "Evaluation of a Field-Programmable VLSI Based on an Asynchronous Bit-Serial Architecture" in IEICE TRANSACTIONS on Electronics,
vol. E91-C, no. 9, pp. 1419-1426, September 2008, doi: 10.1093/ietele/e91-c.9.1419.
Abstract: This paper presents a novel asynchronous architecture of Field-programmable gate arrays (FPGAs) to reduce the power consumption. In the dynamic power consumption of the conventional FPGAs, the power consumed by the switch blocks and clock distribution is dominant since FPGAs have complex switch blocks and the large number of registers for high programmability. To reduce the power consumption of switch blocks and clock distribution, asynchronous bit-serial architecture is proposed. To ensure the correct operation independent of data-path lengths, we use the level-encoded dual-rail encoding and propose its area-efficient implementation. The proposed field-programmable VLSI is implemented in a 90 nm CMOS technology. The delay and the power consumption of the proposed FPVLSI are respectively 61% and 58% of those of 4-phase dual-rail encoding which is the most common encoding in delay insensitive encoding.
URL: https://global.ieice.org/en_transactions/electronics/10.1093/ietele/e91-c.9.1419/_p
Salinan
@ARTICLE{e91-c_9_1419,
author={Masanori HARIYAMA, Shota ISHIHARA, Michitaka KAMEYAMA, },
journal={IEICE TRANSACTIONS on Electronics},
title={Evaluation of a Field-Programmable VLSI Based on an Asynchronous Bit-Serial Architecture},
year={2008},
volume={E91-C},
number={9},
pages={1419-1426},
abstract={This paper presents a novel asynchronous architecture of Field-programmable gate arrays (FPGAs) to reduce the power consumption. In the dynamic power consumption of the conventional FPGAs, the power consumed by the switch blocks and clock distribution is dominant since FPGAs have complex switch blocks and the large number of registers for high programmability. To reduce the power consumption of switch blocks and clock distribution, asynchronous bit-serial architecture is proposed. To ensure the correct operation independent of data-path lengths, we use the level-encoded dual-rail encoding and propose its area-efficient implementation. The proposed field-programmable VLSI is implemented in a 90 nm CMOS technology. The delay and the power consumption of the proposed FPVLSI are respectively 61% and 58% of those of 4-phase dual-rail encoding which is the most common encoding in delay insensitive encoding.},
keywords={},
doi={10.1093/ietele/e91-c.9.1419},
ISSN={1745-1353},
month={September},}
Salinan
TY - JOUR
TI - Evaluation of a Field-Programmable VLSI Based on an Asynchronous Bit-Serial Architecture
T2 - IEICE TRANSACTIONS on Electronics
SP - 1419
EP - 1426
AU - Masanori HARIYAMA
AU - Shota ISHIHARA
AU - Michitaka KAMEYAMA
PY - 2008
DO - 10.1093/ietele/e91-c.9.1419
JO - IEICE TRANSACTIONS on Electronics
SN - 1745-1353
VL - E91-C
IS - 9
JA - IEICE TRANSACTIONS on Electronics
Y1 - September 2008
AB - This paper presents a novel asynchronous architecture of Field-programmable gate arrays (FPGAs) to reduce the power consumption. In the dynamic power consumption of the conventional FPGAs, the power consumed by the switch blocks and clock distribution is dominant since FPGAs have complex switch blocks and the large number of registers for high programmability. To reduce the power consumption of switch blocks and clock distribution, asynchronous bit-serial architecture is proposed. To ensure the correct operation independent of data-path lengths, we use the level-encoded dual-rail encoding and propose its area-efficient implementation. The proposed field-programmable VLSI is implemented in a 90 nm CMOS technology. The delay and the power consumption of the proposed FPVLSI are respectively 61% and 58% of those of 4-phase dual-rail encoding which is the most common encoding in delay insensitive encoding.
ER -