The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Kami telah membangunkan ADC denyar 6-bit yang dikuasakan daripada bekalan 1.8 V tunggal, menggunakan proses BiCMOS berasaskan bipolar. Pengukuran mendedahkan bahawa ia beroperasi sehingga 340 Msps pada bekalan kuasa 1.26 V yang menggunakan 36 mW. Kadar penukaran setiap indeks prestasi kuasa 9.4 Msps/mW adalah yang tertinggi dalam ADC 6-bit pantas yang dilaporkan setakat ini. Untuk beroperasi pada voltan bekalan rendah ini, satu skim pengekod baharu, bersama-sama dengan susun atur unik, telah direka yang juga meningkatkan kadar ralat kilauan dengan ketara. Litar pengekod telah disintesis dalam topologi logik baharu yang kami namakan "logik lipat." Topologi logik baharu ini bukan sahaja sesuai untuk operasi voltan rendah tetapi juga pantas secara intrinsik.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Salinan
Yuji GENDAI, "A 6-Bit 340 Msps BiCMOS ADC of 1.8 V Single Power Supply Adopting Folding Logic" in IEICE TRANSACTIONS on Electronics,
vol. E85-C, no. 8, pp. 1546-1553, August 2002, doi: .
Abstract: We have developed a 6-bit flash ADC powered from a single 1.8 V supply, using a bipolar based BiCMOS process. Measurements revealed that it operates up to 340 Msps at 1.26 V power supply consuming 36 mW. The conversion rate per power performance index of 9.4 Msps/mW is the highest in the fast 6-bit ADCs reported to date. To operate at this low supply voltage, a new encoder scheme, together with the unique layout, was devised which also substantially improved sparkle error rate. The encoder circuits was synthesized in a new logic topology that we named "folding logic. " This new logic topology is not only suitable for low-voltage operation but also intrinsically fast.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/e85-c_8_1546/_p
Salinan
@ARTICLE{e85-c_8_1546,
author={Yuji GENDAI, },
journal={IEICE TRANSACTIONS on Electronics},
title={A 6-Bit 340 Msps BiCMOS ADC of 1.8 V Single Power Supply Adopting Folding Logic},
year={2002},
volume={E85-C},
number={8},
pages={1546-1553},
abstract={We have developed a 6-bit flash ADC powered from a single 1.8 V supply, using a bipolar based BiCMOS process. Measurements revealed that it operates up to 340 Msps at 1.26 V power supply consuming 36 mW. The conversion rate per power performance index of 9.4 Msps/mW is the highest in the fast 6-bit ADCs reported to date. To operate at this low supply voltage, a new encoder scheme, together with the unique layout, was devised which also substantially improved sparkle error rate. The encoder circuits was synthesized in a new logic topology that we named "folding logic. " This new logic topology is not only suitable for low-voltage operation but also intrinsically fast.},
keywords={},
doi={},
ISSN={},
month={August},}
Salinan
TY - JOUR
TI - A 6-Bit 340 Msps BiCMOS ADC of 1.8 V Single Power Supply Adopting Folding Logic
T2 - IEICE TRANSACTIONS on Electronics
SP - 1546
EP - 1553
AU - Yuji GENDAI
PY - 2002
DO -
JO - IEICE TRANSACTIONS on Electronics
SN -
VL - E85-C
IS - 8
JA - IEICE TRANSACTIONS on Electronics
Y1 - August 2002
AB - We have developed a 6-bit flash ADC powered from a single 1.8 V supply, using a bipolar based BiCMOS process. Measurements revealed that it operates up to 340 Msps at 1.26 V power supply consuming 36 mW. The conversion rate per power performance index of 9.4 Msps/mW is the highest in the fast 6-bit ADCs reported to date. To operate at this low supply voltage, a new encoder scheme, together with the unique layout, was devised which also substantially improved sparkle error rate. The encoder circuits was synthesized in a new logic topology that we named "folding logic. " This new logic topology is not only suitable for low-voltage operation but also intrinsically fast.
ER -