The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Teknik pengasingan bersyarat baharu (CI-Domino) dalam logik domino dicadangkan untuk pintu domino lebar. Teknik ini bukan sahaja dapat mengurangkan arus kebocoran subambang dan oksida pintu secara serentak tanpa mengorbankan prestasi litar, tetapi ia juga boleh digunakan untuk mempercepatkan masa penilaian pintu domino. Simulasi pada get OR domino kipas tinggi dengan teknologi proses 0.18 µm menunjukkan bahawa teknik yang dicadangkan mencapai pengurangan pada jumlah kuasa statik sebanyak 36%, kuasa dinamik sebanyak 49.14%, dan masa tunda sebanyak 60.27% berbanding dengan get domino konvensional. Sementara itu, teknik yang dicadangkan juga memperoleh kira-kira 48.14% peningkatan pada toleransi kebocoran.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Salinan
How-Rern LIN, Wei-Hao CHIU, Tsung-Yi WU, "A Conditional Isolation Technique for Low-Energy and High-Performance Wide Domino Gates" in IEICE TRANSACTIONS on Electronics,
vol. E92-C, no. 4, pp. 386-390, April 2009, doi: 10.1587/transele.E92.C.386.
Abstract: A new conditional isolation technique (CI-Domino) in domino logic is proposed for wide domino gates. This technique can not only reduce the subthreshold and gate oxide leakage currents simultaneously without sacrificing circuit performance, but also it can be utilized to speed up the evaluation time of domino gate. Simulations on high fan-in domino OR gates with 0.18 µm process technology show that the proposed technique achieves reduction on total static power by 36%, dynamic power by 49.14%, and delay time by 60.27% compared to the conventional domino gate. Meanwhile, the proposed technique also gains about 48.14% improvement on leakage tolerance.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/transele.E92.C.386/_p
Salinan
@ARTICLE{e92-c_4_386,
author={How-Rern LIN, Wei-Hao CHIU, Tsung-Yi WU, },
journal={IEICE TRANSACTIONS on Electronics},
title={A Conditional Isolation Technique for Low-Energy and High-Performance Wide Domino Gates},
year={2009},
volume={E92-C},
number={4},
pages={386-390},
abstract={A new conditional isolation technique (CI-Domino) in domino logic is proposed for wide domino gates. This technique can not only reduce the subthreshold and gate oxide leakage currents simultaneously without sacrificing circuit performance, but also it can be utilized to speed up the evaluation time of domino gate. Simulations on high fan-in domino OR gates with 0.18 µm process technology show that the proposed technique achieves reduction on total static power by 36%, dynamic power by 49.14%, and delay time by 60.27% compared to the conventional domino gate. Meanwhile, the proposed technique also gains about 48.14% improvement on leakage tolerance.},
keywords={},
doi={10.1587/transele.E92.C.386},
ISSN={1745-1353},
month={April},}
Salinan
TY - JOUR
TI - A Conditional Isolation Technique for Low-Energy and High-Performance Wide Domino Gates
T2 - IEICE TRANSACTIONS on Electronics
SP - 386
EP - 390
AU - How-Rern LIN
AU - Wei-Hao CHIU
AU - Tsung-Yi WU
PY - 2009
DO - 10.1587/transele.E92.C.386
JO - IEICE TRANSACTIONS on Electronics
SN - 1745-1353
VL - E92-C
IS - 4
JA - IEICE TRANSACTIONS on Electronics
Y1 - April 2009
AB - A new conditional isolation technique (CI-Domino) in domino logic is proposed for wide domino gates. This technique can not only reduce the subthreshold and gate oxide leakage currents simultaneously without sacrificing circuit performance, but also it can be utilized to speed up the evaluation time of domino gate. Simulations on high fan-in domino OR gates with 0.18 µm process technology show that the proposed technique achieves reduction on total static power by 36%, dynamic power by 49.14%, and delay time by 60.27% compared to the conventional domino gate. Meanwhile, the proposed technique also gains about 48.14% improvement on leakage tolerance.
ER -