The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Makalah ini membentangkan seni bina VLSI pengesanan MMSE dalam 4
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Salinan
Shingo YOSHIZAWA, Yasushi YAMAUCHI, Yoshikazu MIYANAGA, "VLSI Implementation of a Complete Pipeline MMSE Detector for a 44 MIMO-OFDM Receiver" in IEICE TRANSACTIONS on Fundamentals,
vol. E91-A, no. 7, pp. 1757-1762, July 2008, doi: 10.1093/ietfec/e91-a.7.1757.
Abstract: This paper presents a VLSI architecture of MMSE detection in a 4
URL: https://global.ieice.org/en_transactions/fundamentals/10.1093/ietfec/e91-a.7.1757/_p
Salinan
@ARTICLE{e91-a_7_1757,
author={Shingo YOSHIZAWA, Yasushi YAMAUCHI, Yoshikazu MIYANAGA, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={VLSI Implementation of a Complete Pipeline MMSE Detector for a 44 MIMO-OFDM Receiver},
year={2008},
volume={E91-A},
number={7},
pages={1757-1762},
abstract={This paper presents a VLSI architecture of MMSE detection in a 4
keywords={},
doi={10.1093/ietfec/e91-a.7.1757},
ISSN={1745-1337},
month={July},}
Salinan
TY - JOUR
TI - VLSI Implementation of a Complete Pipeline MMSE Detector for a 44 MIMO-OFDM Receiver
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 1757
EP - 1762
AU - Shingo YOSHIZAWA
AU - Yasushi YAMAUCHI
AU - Yoshikazu MIYANAGA
PY - 2008
DO - 10.1093/ietfec/e91-a.7.1757
JO - IEICE TRANSACTIONS on Fundamentals
SN - 1745-1337
VL - E91-A
IS - 7
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - July 2008
AB - This paper presents a VLSI architecture of MMSE detection in a 4
ER -