The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Kami mencadangkan algoritma duplikasi get pemasaan untuk fasa bebas teknologi. Algoritma kami ialah generalisasi strategi pendua pintu yang dicadangkan dalam [3]. Teknik kami mendapat pandangan yang lebih global dengan menduplikasi berbilang gerbang pada satu masa. Kami membandingkan kelewatan litar minimum yang diperolehi oleh SIS dengan kelewatan yang diperoleh dengan menggunakan pertindihan get kami. Keputusan menunjukkan bahawa sehingga 11% penambahbaikan dalam kelewatan boleh diperolehi. Algoritma kami tidak mempunyai kesan buruk pada masa sintesis keseluruhan, menunjukkan bahawa pertindihan get adalah strategi yang cekap untuk pengoptimuman masa.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Salinan
Ankur SRIVASTAVA, Chunhong CHEN, Majid SARRAFZADEH, "Timing Driven Gate Duplication in Technology Independent Phase" in IEICE TRANSACTIONS on Fundamentals,
vol. E84-A, no. 11, pp. 2673-2680, November 2001, doi: .
Abstract: We propose a timing driven gate duplication algorithm for the technology independent phase. Our algorithm is a generalization of the gate duplication strategy suggested in [3]. Our technique gets a more global view by duplicating multiple gates at a time. We compare the minimum circuit delay obtained by SIS with the delay obtained by using our gate duplication. Results show that up to 11% improvement in delay can be obtained. Our algorithm does not have an adverse effect on the overall synthesis time, indicating that gate duplication is an efficient strategy for timing optimization.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e84-a_11_2673/_p
Salinan
@ARTICLE{e84-a_11_2673,
author={Ankur SRIVASTAVA, Chunhong CHEN, Majid SARRAFZADEH, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Timing Driven Gate Duplication in Technology Independent Phase},
year={2001},
volume={E84-A},
number={11},
pages={2673-2680},
abstract={We propose a timing driven gate duplication algorithm for the technology independent phase. Our algorithm is a generalization of the gate duplication strategy suggested in [3]. Our technique gets a more global view by duplicating multiple gates at a time. We compare the minimum circuit delay obtained by SIS with the delay obtained by using our gate duplication. Results show that up to 11% improvement in delay can be obtained. Our algorithm does not have an adverse effect on the overall synthesis time, indicating that gate duplication is an efficient strategy for timing optimization.},
keywords={},
doi={},
ISSN={},
month={November},}
Salinan
TY - JOUR
TI - Timing Driven Gate Duplication in Technology Independent Phase
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 2673
EP - 2680
AU - Ankur SRIVASTAVA
AU - Chunhong CHEN
AU - Majid SARRAFZADEH
PY - 2001
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E84-A
IS - 11
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - November 2001
AB - We propose a timing driven gate duplication algorithm for the technology independent phase. Our algorithm is a generalization of the gate duplication strategy suggested in [3]. Our technique gets a more global view by duplicating multiple gates at a time. We compare the minimum circuit delay obtained by SIS with the delay obtained by using our gate duplication. Results show that up to 11% improvement in delay can be obtained. Our algorithm does not have an adverse effect on the overall synthesis time, indicating that gate duplication is an efficient strategy for timing optimization.
ER -