The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Kertas kerja ini membentangkan penghantar arus CMOS generasi kedua (CCII) yang terdiri daripada peringkat input pembezaan saluran n dan p pelengkap rel-ke-rel untuk input voltan, peringkat tolak-tarik kelas AB untuk input semasa dan arus. cermin untuk keluaran semasa. CCII telah dilaksanakan menggunakan proses CMOS 0.6 µm n-telaga dua poli tiga logam logam, untuk mengesahkan operasinya secara eksperimen. Cip prototaip mencapai ayunan rel-ke-rel
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Salinan
Takashi KURASHINA, Satomi OGAWA, Kenzo WATANABE, "A CMOS Rail-to-Rail Current Conveyor" in IEICE TRANSACTIONS on Fundamentals,
vol. E85-A, no. 12, pp. 2894-2900, December 2002, doi: .
Abstract: This paper presents a second-generation CMOS current conveyor (CCII) consisting of a rail-to-rail complementary n- and p-channel differential input stage for the voltage input, a class AB push-pull stage for the current input, and current mirrors for the current outputs. The CCII was implemented using a double-poly triple-metal 0.6 µm n-well CMOS process, to confirm its operation experimentally. A prototype chip achieves a rail-to-rail swing
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e85-a_12_2894/_p
Salinan
@ARTICLE{e85-a_12_2894,
author={Takashi KURASHINA, Satomi OGAWA, Kenzo WATANABE, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={A CMOS Rail-to-Rail Current Conveyor},
year={2002},
volume={E85-A},
number={12},
pages={2894-2900},
abstract={This paper presents a second-generation CMOS current conveyor (CCII) consisting of a rail-to-rail complementary n- and p-channel differential input stage for the voltage input, a class AB push-pull stage for the current input, and current mirrors for the current outputs. The CCII was implemented using a double-poly triple-metal 0.6 µm n-well CMOS process, to confirm its operation experimentally. A prototype chip achieves a rail-to-rail swing
keywords={},
doi={},
ISSN={},
month={December},}
Salinan
TY - JOUR
TI - A CMOS Rail-to-Rail Current Conveyor
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 2894
EP - 2900
AU - Takashi KURASHINA
AU - Satomi OGAWA
AU - Kenzo WATANABE
PY - 2002
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E85-A
IS - 12
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - December 2002
AB - This paper presents a second-generation CMOS current conveyor (CCII) consisting of a rail-to-rail complementary n- and p-channel differential input stage for the voltage input, a class AB push-pull stage for the current input, and current mirrors for the current outputs. The CCII was implemented using a double-poly triple-metal 0.6 µm n-well CMOS process, to confirm its operation experimentally. A prototype chip achieves a rail-to-rail swing
ER -