The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Dalam kertas kerja ini, kami mencadangkan reka bentuk cekap kawasan bagi pemproses Piawaian Penyulitan Lanjutan (AES) dengan menggunakan kaedah penghapusan-ungkapan biasa (CSE) baharu kepada sub-fungsi pelbagai transformasi yang diperlukan dalam AES. Kaedah yang dicadangkan mengurangkan kos kawasan untuk merealisasikan sub-fungsi dengan mengekstrak faktor sepunya dalam ekspresi jumlah produk berasaskan XOR/AND berdasarkan sub-fungsi ini menggunakan algoritma CSE baharu. Keputusan pelaksanaan berasaskan sel menunjukkan bahawa pemproses AES dengan kaedah CSE kami yang dicadangkan mempunyai peningkatan kawasan yang ketara berbanding dengan reka bentuk sebelumnya.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Salinan
Ming-Chih CHEN, Shen-Fu HSIAO, "Low Cost Design of an Advanced Encryption Standard (AES) Processor Using a New Common-Subexpression-Elimination Algorithm" in IEICE TRANSACTIONS on Fundamentals,
vol. E92-A, no. 12, pp. 3221-3228, December 2009, doi: 10.1587/transfun.E92.A.3221.
Abstract: In this paper, we propose an area-efficient design of Advanced Encryption Standard (AES) processor by applying a new common-expression-elimination (CSE) method to the sub-functions of various transformations required in AES. The proposed method reduces the area cost of realizing the sub-functions by extracting the common factors in the bit-level XOR/AND-based sum-of-product expressions of these sub-functions using a new CSE algorithm. Cell-based implementation results show that the AES processor with our proposed CSE method has significant area improvement compared with previous designs.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/transfun.E92.A.3221/_p
Salinan
@ARTICLE{e92-a_12_3221,
author={Ming-Chih CHEN, Shen-Fu HSIAO, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Low Cost Design of an Advanced Encryption Standard (AES) Processor Using a New Common-Subexpression-Elimination Algorithm},
year={2009},
volume={E92-A},
number={12},
pages={3221-3228},
abstract={In this paper, we propose an area-efficient design of Advanced Encryption Standard (AES) processor by applying a new common-expression-elimination (CSE) method to the sub-functions of various transformations required in AES. The proposed method reduces the area cost of realizing the sub-functions by extracting the common factors in the bit-level XOR/AND-based sum-of-product expressions of these sub-functions using a new CSE algorithm. Cell-based implementation results show that the AES processor with our proposed CSE method has significant area improvement compared with previous designs.},
keywords={},
doi={10.1587/transfun.E92.A.3221},
ISSN={1745-1337},
month={December},}
Salinan
TY - JOUR
TI - Low Cost Design of an Advanced Encryption Standard (AES) Processor Using a New Common-Subexpression-Elimination Algorithm
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 3221
EP - 3228
AU - Ming-Chih CHEN
AU - Shen-Fu HSIAO
PY - 2009
DO - 10.1587/transfun.E92.A.3221
JO - IEICE TRANSACTIONS on Fundamentals
SN - 1745-1337
VL - E92-A
IS - 12
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - December 2009
AB - In this paper, we propose an area-efficient design of Advanced Encryption Standard (AES) processor by applying a new common-expression-elimination (CSE) method to the sub-functions of various transformations required in AES. The proposed method reduces the area cost of realizing the sub-functions by extracting the common factors in the bit-level XOR/AND-based sum-of-product expressions of these sub-functions using a new CSE algorithm. Cell-based implementation results show that the AES processor with our proposed CSE method has significant area improvement compared with previous designs.
ER -