The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Integriti data ialah metrik utama keselamatan untuk Internet of Things (IoT) yang merujuk kepada ketepatan dan kebolehpercayaan data semasa penghantaran, penyimpanan dan pengambilan semula. Fungsi cincang kriptografi ialah cara biasa yang digunakan untuk pengesahan integriti data. SHA-3 yang baru diumumkan ialah standard fungsi cincang generasi seterusnya untuk menggantikan piawaian SHA-1 dan SHA-2 sedia ada untuk keselamatan yang lebih baik. Walau bagaimanapun, asasnya Keccak algoritma adalah intensif pengiraan dan dengan itu mengehadkan penggunaannya pada sistem IoT yang biasanya dilengkapi dengan pemproses terbenam yang dikekang sumber 32-bit. Makalah ini mencadangkan dua ASIP SHA-3 yang cekap berdasarkan pemproses terbenam RISC-V 32-bit terbuka bernama Skala Z. ASIP berorientasikan operasi pertama (OASIP) memfokuskan pada mempercepatkan operasi yang memakan masa dengan sambungan set arahan untuk meningkatkan kecekapan sumber. ASIP (DASIP) berorientasikan laluan data seterusnya menyasarkan mengeksploitasi data lanjutan dan keselarian tahap arahan dengan daftar tambahan tambahan dan laluan data tersuai untuk mencapai prestasi tinggi. Keputusan pelaksanaan menunjukkan bahawa kedua-dua ASIP yang dicadangkan boleh mempercepatkan algoritma SHA-3 dengan berkesan dengan pengurangan saiz kod sebanyak 14.6% dan 26.9%, peningkatan kecekapan sumber sebanyak 30% dan 87%, pemprosesan maksimum 71% dan 262% lebih baik serta 40% dan 288% lebih baik. kecekapan kuasa daripada reka bentuk rujukan. Kerja ini menjadikan penyepaduan algoritma SHA-3 praktikal untuk kedua-dua sistem IoT kos rendah dan berprestasi tinggi.
Jinli RAO
Huazhong University of Science and Technology
Tianyong AO
Henan University
Shu XU
Science and Technology on Information Assurance Laboratory
Kui DAI
Peking University
Xuecheng ZOU
Huazhong University of Science and Technology
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Salinan
Jinli RAO, Tianyong AO, Shu XU, Kui DAI, Xuecheng ZOU, "Design Exploration of SHA-3 ASIP for IoT on a 32-bit RISC-V Processor" in IEICE TRANSACTIONS on Information,
vol. E101-D, no. 11, pp. 2698-2705, November 2018, doi: 10.1587/transinf.2017ICP0019.
Abstract: Data integrity is a key metric of security for Internet of Things (IoT) which refers to accuracy and reliability of data during transmission, storage and retrieval. Cryptographic hash functions are common means used for data integrity verification. Newly announced SHA-3 is the next generation hash function standard to replace existing SHA-1 and SHA-2 standards for better security. However, its underlying Keccak algorithm is computation intensive and thus limits its deployment on IoT systems which are normally equipped with 32-bit resource constrained embedded processors. This paper proposes two efficient SHA-3 ASIPs based on an open 32-bit RISC-V embedded processor named Z-scale. The first operation-oriented ASIP (OASIP) focuses on accelerating time-consuming operations with instruction set extensions to improve resource efficiency. And next datapath-oriented ASIP (DASIP) targets exploiting advance data and instruction level parallelism with extended auxiliary registers and customized datapath to achieve high performance. Implementation results show that both proposed ASIPs can effectively accelerate SHA-3 algorithm with 14.6% and 26.9% code size reductions, 30% and 87% resource efficiency improvements, 71% and 262% better maximum throughputs as well as 40% and 288% better power efficiencies than reference design. This work makes SHA-3 algorithm integration practical for both low-cost and high-performance IoT systems.
URL: https://global.ieice.org/en_transactions/information/10.1587/transinf.2017ICP0019/_p
Salinan
@ARTICLE{e101-d_11_2698,
author={Jinli RAO, Tianyong AO, Shu XU, Kui DAI, Xuecheng ZOU, },
journal={IEICE TRANSACTIONS on Information},
title={Design Exploration of SHA-3 ASIP for IoT on a 32-bit RISC-V Processor},
year={2018},
volume={E101-D},
number={11},
pages={2698-2705},
abstract={Data integrity is a key metric of security for Internet of Things (IoT) which refers to accuracy and reliability of data during transmission, storage and retrieval. Cryptographic hash functions are common means used for data integrity verification. Newly announced SHA-3 is the next generation hash function standard to replace existing SHA-1 and SHA-2 standards for better security. However, its underlying Keccak algorithm is computation intensive and thus limits its deployment on IoT systems which are normally equipped with 32-bit resource constrained embedded processors. This paper proposes two efficient SHA-3 ASIPs based on an open 32-bit RISC-V embedded processor named Z-scale. The first operation-oriented ASIP (OASIP) focuses on accelerating time-consuming operations with instruction set extensions to improve resource efficiency. And next datapath-oriented ASIP (DASIP) targets exploiting advance data and instruction level parallelism with extended auxiliary registers and customized datapath to achieve high performance. Implementation results show that both proposed ASIPs can effectively accelerate SHA-3 algorithm with 14.6% and 26.9% code size reductions, 30% and 87% resource efficiency improvements, 71% and 262% better maximum throughputs as well as 40% and 288% better power efficiencies than reference design. This work makes SHA-3 algorithm integration practical for both low-cost and high-performance IoT systems.},
keywords={},
doi={10.1587/transinf.2017ICP0019},
ISSN={1745-1361},
month={November},}
Salinan
TY - JOUR
TI - Design Exploration of SHA-3 ASIP for IoT on a 32-bit RISC-V Processor
T2 - IEICE TRANSACTIONS on Information
SP - 2698
EP - 2705
AU - Jinli RAO
AU - Tianyong AO
AU - Shu XU
AU - Kui DAI
AU - Xuecheng ZOU
PY - 2018
DO - 10.1587/transinf.2017ICP0019
JO - IEICE TRANSACTIONS on Information
SN - 1745-1361
VL - E101-D
IS - 11
JA - IEICE TRANSACTIONS on Information
Y1 - November 2018
AB - Data integrity is a key metric of security for Internet of Things (IoT) which refers to accuracy and reliability of data during transmission, storage and retrieval. Cryptographic hash functions are common means used for data integrity verification. Newly announced SHA-3 is the next generation hash function standard to replace existing SHA-1 and SHA-2 standards for better security. However, its underlying Keccak algorithm is computation intensive and thus limits its deployment on IoT systems which are normally equipped with 32-bit resource constrained embedded processors. This paper proposes two efficient SHA-3 ASIPs based on an open 32-bit RISC-V embedded processor named Z-scale. The first operation-oriented ASIP (OASIP) focuses on accelerating time-consuming operations with instruction set extensions to improve resource efficiency. And next datapath-oriented ASIP (DASIP) targets exploiting advance data and instruction level parallelism with extended auxiliary registers and customized datapath to achieve high performance. Implementation results show that both proposed ASIPs can effectively accelerate SHA-3 algorithm with 14.6% and 26.9% code size reductions, 30% and 87% resource efficiency improvements, 71% and 262% better maximum throughputs as well as 40% and 288% better power efficiencies than reference design. This work makes SHA-3 algorithm integration practical for both low-cost and high-performance IoT systems.
ER -